

FIG.1




FIG.2




FIG.3




FIG.4




FIG.5




FIG.6




FIG. 7




FIG.8




FIG.9




FIG.10




FIG.11




FIG.12




FIG.13




FIG.14




FIG.15




FIG.16




FIG.17




FIG.18




FIG.19




FIG.20




FIG.21




FIG.22




FIG.23




FIG.24




FIG.25

25 / 58




FIG.26




FIG.27

27 / 58




FIG.28




FIG.29




FIG.30




FIG.31




FIG.32




FIG.33




FIG.35




FIG.36




FIG.37




FIG.38




FIG.39




FIG. 40




FIG.41




FIG.42




FIG.43




FIG.44




FIG.45




FIG. 46




FIG. 47




FIG.48




FIG.49

Administration No	Hardware engine	231
r_1	Multiple video I/O	
r_2	JPEG/2000 codec	
r_3	MPEG2 engine	
r_4	MPEG4_1 engine	
⋮	⋮	

FIG.50

Administration No	Hardware engine	232
u_1	Graphic engine	
u_2	Camera engine	
u_3	MPEG4_2 engine	
⋮	⋮	

FIG.51

233

No.	Hardware engine	Administration No	Controllable flag	Control flag	Access flag
1	Multiple video I/O	r_1	F	F	F
2	Graphic engine	u_1	F	F	
3	JPEG/2000 codec	r_2	F	F	F
4	Camera engine	u_2	F	F	
5	MPEG2 engine	r_3	F	F	F
6	MPEG4 engine	r_4	F		
		u_3	F	F	
⋮	⋮	⋮	⋮	⋮	⋮

FIG.52




FIG.53




FIG.54

331a			331b		
Administration No	Hardware engine	Controllable flag	Administration No	Hardware engine	Controllable flag
r_1	Multiple video I/O	F	r_1	Multiple video I/O	F
r_2	Encoding_1 engine	F	r_2	Encoding_1 engine	F
r_3	Media_1 engine	F	r_3	Media_1 engine	F
r_4	CD-R/RW engine	F	r_4	CD-R/RW engine	
⋮	⋮	⋮	⋮	⋮	⋮

FIG.55




FIG.56




FIG.57

333

No.	Hardware engine	Administration No	Controllable flag	Control flag	Access flag
1	Multiple video I/O	r_1	F	F	F
2	Encoding_2 engine	u_1	F	F	
3	Encoding_1 engine	r_2	F		
4	Media_2 engine	u_2	F	F	
5	Media_1 engine	r_3	F		
6	CD-R/RW engine	r_4			
7	DVD±R/RW/RAM engine	u_3	F	F	
⋮	⋮	⋮	⋮	⋮	⋮

FIG.58

